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An investigation into the stability of metal-insulator-semiconductor ~MIS! transistors based on
a-sexithiophene is reported. In particular, the kinetics of the threshold voltage shift upon application
of a gate bias has been determined. The kinetics follow stretched-hyperbola-type behavior, in
agreement with the formalism developed to explain metastability in amorphous-silicon thin-film
transistors. Using this model, quantification of device stability is possible. Temperature-dependent
measurements show that there are two processes involved in the threshold voltage shift, one
occurring at T’220 K and the other at T’300 K. The latter process is found to be sample
dependent. This suggests a relation between device stability and processing parameters. © 2004
American Institute of Physics. @DOI: 10.1063/1.1713035#
One of the most important stability issues in organic
transistors is the shift in the threshold voltage upon applying
a bias to the gate electrode, so-called stressing. The applied
negative gate potential for a p-type semiconductor causes a
buildup of mobile charges at the semiconductor/insulator in-
terface, which are then trapped. As a consequence, to reach
an identical channel current subsequently, a higher gate volt-
age has then to be used. Bias stress effects have been re-
ported for transistors based on pentacene, polythienylene
vinylene1–3 a-sexithiophene5 poly-9,9-dioctyl-fluorene-co-
bithiophene and regioregular-polythiophene.5,6 In an attempt
to understand the physical origin of this instability and the
exact location of the trapped charges, several authors have
studied the effect using different dielectric materials,1,3 dif-
ferent types of SiO2 , and different surface dielectric
treatments.5 It is well established that ionic movements in
thermally grown SiO2 do not occur. Therefore, the data
available in the literature suggest that stress in devices using
thermally grown SiO2 is related to the properties of the or-
ganic semiconductor itself. Recent work has also shown that
the bias stress effect can be reversed by band gap light,5
confirming the view that the stress effect is due to trapped
charges located within the semiconductor film, near the di-
electric interface. Several authors have also reported that the
threshold voltage shift is reversible, and that the recovery
process can be enhanced by a positive gate bias.1,4
Although important progress has been made in determin-
ing the location of the trapped charges induced by voltage
stressing, a limited number of systematic studies have been
reported concerning the dependence of the bias stress effects
on the processing parameters and materials.6 It is known that
some devices are more prone to this instability than others,
even when they are made from the same organic materials
and fabricated under similar conditions. The key to these
differences should reside in the processing and handling con-
ditions. Therefore, to establish a correlation between pro-
cessing parameters and electrical stability it is important to
be able to quantify the electrical stability. In this letter we
show that formalism developed for amorphous silicon thin
film transistors (a-Si TFTs! can be also applied to
a-sexithiophene ~a-T6! thin-film transistors and used to
quantify the device stability.
The a-T6 thin films were deposited by thermal sublima-
tion in a ultrahigh vacuum organic molecular beam deposi-
tion apparatus ~base pressure 1029 mBar) onto preformed
TFT test substrates, consisting of a heavily n-doped silicon
gate electrode, a 200-nm-thick ~thermally grown! SiO2 insu-
lating layer (Cox519 nF cm22), and a patterned gold layer
as the source and drain electrodes. The channel dimensions
were W/L520 000/10 mm2. During the deposition, the
sample substrate was held at 150 °C. Gate bias stress has
been carried out in the linear regime using a voltage between
drain and source terminals (VDS) of 20.5 V. The transfer
characteristics were rapidly measured following a predeter-
mined stressing time. All the measurements were carried out
in vacuum (1026 mbar). The transistors used in this study
exhibit good characteristics, with a low off current, and a
field-effect mobility of 1.731022 cm2/V s. The IDS2VDS
curves exhibit current saturation as well as negligible contact
resistance ~see Fig. 1!.
Since in organic materials the transfer characteristics are
often not linear, it is usually difficult to obtain a unique slopea!Electronic mail: hgomes@ualg.pt
APPLIED PHYSICS LETTERS VOLUME 84, NUMBER 16 19 APRIL 2004
31840003-6951/2004/84(16)/3184/3/$22.00 © 2004 American Institute of Physics Reuse of AIP Publishing content is subject to the terms at: https://publishing.aip.org/authors/rights-and-permissions. Download to IP:  194.210.248.58 On: Wed, 11 May
2016 11:01:51
and an intercept from which the mobility and the threshold
voltage can be extracted. This problem is well known, and
has been addressed in a-Si TFT technology,7 as well as in
organic based devices.8–10 Usually it is considered that the
parametric field effect mobility (mFET) increases with the
gate voltage as mFET5m0(VGS2V th)g, where V th is the
threshold voltage, VGS the gate-source voltage, and m0 and g
are empirical parameters defining the variation of the mobil-
ity with VGS .
The drain current in the linear region, i.e., for small drain
voltage and for VGS.V th is then given by
IDS5K~VGS2VT!11gVDS . ~1!
In the data analysis carried out herein, the linear transfer
curves were plotted as IDS
1/(11g) versus VGS . g and V th can be
extracted from the experimental curve using an integral pro-
cedure proposed by Cerdeira et al.7 Figure 2 shows the evo-
lution of typical experimental transfer characteristics after
negative gate bias stress, VG of 210 V for different stress
times and for g50.81. As can be seen, the transfer curves are
linear over an extended voltage range and it is possible to
extract an unambiguous value for V th . Moreover, the thresh-
old voltage shift approaches the stressing gate voltage for
long stressing times.
As previously reported by others1,4 we also observe that
V th will recover to its original value if the device is left
unbiased. The recovery can be enhanced if a positive gate
bias is applied. Furthermore, if the device is slightly heated
up with a positive gate bias it can be brought to a state where
it even exhibits higher current levels and behaves as a nor-
mally ON device.
Previously, studies have reported that the time depen-
dence of V th upon stress follows a logarithmic law.4 In our
case we found that the time dependence of V th is in agree-
mentwith phenomenological description developed in studies
of electrical stability in a-Si TFTs. For a-Si TFTs two major
models were developed to explain V th shifts.11,12 Although
the underlying microscopic processes are different, in both
models the creation of states is governed by a dispersive
process, typical of amorphous materials. These models lead
to a differential equation for the density of states created,
DND , which is proportional to DV th , since DND
5COXDV th . These states are the ones that must be filled
before significant conduction can occur via accumulation
layer. Based on these models it is readily shown that the rate









Where the time constant t0 is thermally activated, i.e., t0
5n21 exp(EA /kBT). Here EA is the mean activation energy
for trap creation. b is a dispersion parameter given by T/T0 ,
where kBT0 is the slope of the distribution in the activation
energies for trap creation and n an attempt to escape fre-
quency. When a51, Eq. ~2! results in a stretched-
exponential function V th’12exp@2(t/t0)b# commonly ob-
served in disordered materials.12,15,16 The parameter NBT(t)
represents the concentration of carriers in the band tail states.
When applied to experimental threshold voltages shifts
on a-Si TFT’s, the stretched exponential gives a poor agree-
ment. It was found that a better agreement was obtained for
a-Si TFTs with a in the range of 1.5–1.9.17 Furthermore
several authors combined the stress time t and temperature T
in a so-called thermalization energy E th5kBT ln(nt) which
can be interpreted as all possible trap sites with EA<E th have







FexpH E th2EAkBT0 J 11G
1/(a21) ~3!
where V th
ini is the initial threshold voltage and Vg the gate
stress voltage.
Figure 3 shows the relative threshold voltage shift
DV th
rel5(V th2V thini)/(Vg2V thini) in ~a-T6! TFT’s as a function
of the thermalization energy for two bias stress experiments
carried out at the temperatures of 296, 290, and 320 K. The
experimental curves will fall in top of each other by selecting
an appropriate attempt to escape frequency n, which we find
to be about 105 Hz. Reasonably good fits can also be ob-
tained with slightly different values for the attempt to escape
frequency; therefore the uncertainty of this fitting parameter
is rather large. It is not possible to improve the accuracy of
this parameter because the temperature range available to
carry out the stressing experiments is quite narrow. As will
FIG. 1. Drain current against drain voltage characteristics measured for a
range of gate voltages applied to a sexithiophene transistor.
FIG. 2. Evolution of the linear transfer curves with increasing stress time,
up to 53104 s with VG5210 V. The curves are plotted following Eq. ~1!
in which g50.81.
FIG. 3. Measured values of relative threshold-voltage shift at 290 K (*),
296 K ~O!, and 320 K ~1! plotted as a function of thermalization energy
~see text for details!. The solid line represents the best fit based on Eq. ~3!.
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be discussed later, electrical stress dominates only in two
narrow temperature ranges, one located in the range 220–
250 K and one above 300 K. Temperatures above 320 K
were not used to prevent other effects, such as thermal un-
doping. For fitting the present results ~Fig. 3! we used the
stretched-hyperbola formalism of Eq. ~3!, we used a51.5
and n5105 Hz. The only fitting parameters were EA and
kBT0 , which were systematically changed to yield the best
fit to the data. From the fitting we obtain EA50.52 eV and
kBT0533 meV. Higher values for EA reflect a higher stabil-
ity; therefore, using this phenomenological approach it is
possible to quantify the device stability.
In order to shed some light onto the possible mechanism
causing the stress, we also measured the temperature depen-
dence of the transfer curves and the drain current. The results
are well exemplified by plotting the drain current as function
of temperature for different gate voltages as shown in Fig. 4.
In these experiments the devices are first cooled down to 100
K and then while the drain current is being measured they
are heated to 340 K with a heating rate of 2.4 K/min. Below
220 K, the device threshold voltage is independent of time
and only changes with temperature. Before a heating ramp is
started the device usually remains for 10 min at 100 K. Ex-
periments were also carried out where the device was held
for periods as long as 1 h at 100 K and no changes in the
threshold voltage were observed.
For all gate voltages the drain current initially increases
with the temperature, as expected. However, at approxi-
mately 220 K the current passes through a maximum before
decreasing with further increase in temperature. This anoma-
lous decrease in the current is caused by a continuous in-
crease in the device threshold voltage. Therefore, we con-
clude that the stress-induced instability in threshold voltage
occurs only above 220 K. Below this temperature we ob-
serve that the threshold voltage is stable and insensitive to
gate-voltage stressing. For gate voltages stronger than 27 V
and temperatures above 290 K the device current rises again
before a second maximum sets in at T’300 K causing a
decrease in the device current which is again due to a thresh-
old voltage shift. While the first process is observed in all the
samples studied and is always located at around 220 K, the
second process is not always observed and the temperature at
which it occurs varies significantly from sample to sample,
suggesting that it is related to device processing parameters
or sample handling. Similar results were recently reported
for a solution-processed oligothiophene.20
Below 220 K the device current is thermally activated
with activation energy of 0.2 eV, which is due to a thermal
activation of the effective charge carrier mobility. Above 220
K the stress mechanism competes with the rise in mobility,
therefore, the overall decrease in current is a convolution of
the two processes. Furthermore, subsidiary stress experi-
ments carried out in the first stressing region (T5240 K)
show that the activation energy for defect creation (EA
’0.3 eV) is lower than the one observed at room tempera-
ture, suggesting that the mechanism responsible for stress is
different at 240 K. This makes the analysis of both mecha-
nisms in an independent manner very difficult.
In conclusion, we have shown that a phenomenological
description used in studies of stability in a-Si TFTs is appli-
cable to organic based transistors. Using this description
physical meaningful parameters are extracted that can be
used as an indication of the devices stability. In the frame-
work of the exponential barrier model, the parameter EA cor-
responds to the most probable energy barrier for defect cre-
ation or trap filling. We believe that some fabrication step is
the key to understanding the instability. Further studies of the
microscopic mechanisms of defect creation must to be un-
dertaken to understand the effect and to ascertain whether it
can be related to a measurable bulk property.
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FIG. 4. Temperature dependence of the drain current, when the device is
subjected to different gate voltages: ~a! for VG527 V, ~b! for VG5
28 V, and ~c! for VG529 V.
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